Drag to orbit · scroll or pinch to zoom · tap a device to operate it
All labs
Engineering virtual labs · Design. Calculate. Verify. Comply.
Every diagram here is solved from its wiring. Contacts, coils, interlocks and protective devices behave as wired, so a cut conductor or a missing interlock shows its real consequence.
Start/stop latching, forward/reverse interlocks, star-delta timing, VFD 2-wire, 3-wire, BMS and Modbus control, with fire alarm enable on DI3.
Class A addressable loops with isolators, cause and effect outputs, access doors with fail-safe and fail-secure locks, PoE budgets, DALI, DMX512 and 0-10 V.
Discrimination in final DBs, SMDBs and MDBs, ELR with CBCT, APFC staging, ATS changeover, and the fault loop in TT, TN-S and TN-C-S systems.
© 2026 Eng. Mannan Maqsood | Engineering Excellence Through Interactive Labs
Explore the circuit. Understand the calculation. Verify the real installation. Check every result against the current standard and approved manufacturer data before sign-off.